CY7C135
CY7C135A
CY7C1342

## $4 \mathrm{~K} \times 8$ Dual-Port Static RAM and $4 \mathrm{~K} \times 8$ Dual-Port SRAM with Semaphores

## Features

■ True dual-ported memory cells, which allow simultaneous reads of the same memory location
■ $4 \mathrm{~K} \times 8$ organization
■ 0.65 micron CMOS for optimum speed and power
■ High speed access: 15 ns
■ Low operating power: $\mathrm{I}_{\mathrm{CC}}=160 \mathrm{~mA}$ (max)
■ Fully asynchronous operation

- Automatic power down
- Semaphores included on the 7C1342 to permit software handshaking between ports
- Available in 52-pin plastic leaded chip carrier (PLCC)

■ Pb-free packages available

## Functional Description

The CY7C135/135A ${ }^{[1]}$ and CY7C1342 are high speed CMOS 4K x 8 dual-port static RAMs. The CY7C1342 includes semaphores that provide a means to allocate portions of the dual-port RAM or any shared resource. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.
Each port has independent control pins: chip enable ( $\overline{\mathrm{CE}})$, read or write enable $(R / \bar{W})$, and output enable ( $\overline{O E}$ ). The CY7C135/135A is suited for those systems that do not require on-chip arbitration or are intolerant of wait states. Therefore, the user must be aware that simultaneous access to a location is possible. Semaphores are offered on the CY7C1342 to assist in arbitrating between ports. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a chip enable (CE) pin or SEM pin (CY7C1342 only).
The CY7C135/135A and CY7C1342 are available in 52-pin PLCC.

## Logic Block Diagram



Note

1. CY7C135 and CY7C135A are functionally identical

## Contents

Selection Guide ..... 3
Pin Configurations ..... 3
Pin Definitions ..... 3
Maximum Ratings ..... 4
Operating Range ..... 4
Electrical Characteristics ..... 4
Electrical Characteristics ..... 5
Capacitance ..... 5
Switching Characteristics .....
Switching Waveforms ..... 7
Architecture ..... 10
Functional Description ..... 10
Write Operation ..... 10
Read Operation ..... 10
Semaphore Operation ..... 10
Typical DC and AC Characteristics ..... 11
Ordering Information ..... 12
4K x8 Dual-Port SRAM ..... 12
Ordering Code Definition ..... 12
Package Diagram ..... 13
Acronyms ..... 13
Document Conventions ..... 13
Units of Measure ..... 13
Document History Page ..... 14
Sales, Solutions, and Legal Information ..... 15
Worldwide Sales and Design Support ..... 15
Products ..... 15
PSoC Solutions ..... 15

## Selection Guide

| Parameter |  | 7C135-15 <br> 7C1342-15 | 7C135-20 <br> 7C1342-20 | 7C135/135A-25 <br> 7C1342-25 | 7C135-35 <br> 7C1342-35 | 7C135-55 <br> 7C1342-55 | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum access time | 15 | 20 | 25 | 35 | 55 | ns |  |
| Maximum operating current | Commercial | 220 | 190 | 180 | 160 | 160 | mA |
| Maximum standby current for <br> ISB1 | Commercial | 60 | 50 | 40 | 30 | 30 | mA |

## Pin Configurations

Figure 1. Pin Diagram - CY7C135/135A (Top View)


Figure 2. Pin Diagram - CY7C1342 (Top View)


## Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0 \mathrm{~L}-11 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{R}-11 \mathrm{R}}$ | Address lines |
| $\overline{\mathrm{CE}}_{\mathrm{L}}$ | $\overline{\mathrm{CE}}_{\mathrm{R}}$ | Chip Enable |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output Enable |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | Read/Write Enable |
| $\begin{aligned} & \overline{\mathrm{SEM}}_{\mathrm{L}} \\ & \text { (CY7C1342 } \\ & \text { only) } \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{SEM}}_{\mathrm{R}} \\ & \text { (CY7C1342 } \\ & \text { only) } \end{aligned}$ | Semaphore Enable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines determines which semaphore to write or read. The I/ $\mathrm{O}_{0}$ pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location. |

## Maximum Ratings ${ }^{[2]}$

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.
Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with power applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply voltage to ground potential (Pin 48 to Pin 24) $\qquad$ -0.5 V to +7.0 V

DC voltage applied to outputs in High Z state $\qquad$ -0.5 V to +7.0 V

DC input voltage ${ }^{[3]}$ $\qquad$ -3.0 V to +7.0 V
Static discharge voltage.
> 2001 V (per MIL-STD-883, Method 3015) Latch up current...................................................... > 200 mA
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {cc }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range


## Notes

2. The voltage on any input or I/O pin cannot exceed the power pin during power up.
3. Pulse width $<20 \mathrm{~ns}$.
4. $f_{\text {MAX }}=1 / t_{R C}=$ All inputs cycling at $f=1 / t_{R C}$ (except output enable). $f=0$ means no address or control lines change. This applies only to inputs at CMOS level standby SB3.

Electrical Characteristics Over the Operating Range (continued)

| Parameter | Description | Test Conditions |  | $\begin{gathered} \text { 7C135-35 } \\ \text { 7C1342-35 } \end{gathered}$ |  | $\begin{gathered} \text { 7C135-55 } \\ \text { 7C1342-55 } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 | - | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ |  |  |  | 2.2 | - | 2.2 | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage |  |  | - | 0.8 | - | 0.8 | V |
| IIX | Input load current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output leakage current | Outputs Disabled, GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| ICC | Operating current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max., } \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l | - | 160 | - | 160 | mA |
|  |  |  | Ind. | - | 180 | - | 180 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby current (Both ports TTL levels) | $\overline{\mathrm{CE}}_{\mathrm{L}} \text { and } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{[5]}$ | Com'l | - | 30 | - | 30 | mA |
|  |  |  | Ind. | - | 40 | - | 40 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Standby current (One port TTL level) | $\overline{C E}_{L}$ and $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{[5]}$ | Com'l | - | 100 | - | 100 | mA |
|  |  |  | Ind. | - | 110 | - | 110 |  |
| $\mathrm{I}_{\text {SB3 }}$ | Standby current (Both ports CMOS levels) | $\begin{array}{\|l} \hline \text { Both Ports } \overline{\mathrm{CE}} \text { and } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{[5]} \end{array}$ | Com'l | - | 15 | - | 15 | mA |
|  |  |  | Ind. | - | 30 | - | 30 |  |
| ISB4 | Standby current (One port CMOS level) | $\begin{aligned} & \text { One Port } \overline{\mathrm{CE}}_{\mathrm{L}} \text { or } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}, \\ & \text { Active port outputs, } \left.\mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \mathrm{~F}\right] \end{aligned}$ | Com'l | - | 90 | - | 90 | mA |
|  |  |  | Ind. | - | 100 | - | 100 |  |

## Capacitance ${ }^{[6]}$

| Parameter | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Figure 3. AC Test Loads and Waveforms


## Notes

5. $f_{M A X}=1 / t_{R C}=$ All inputs cycling at $f=1 / t_{R C}$ (except output enable). $f=0$ means no address or control lines change. This applies only to inputs at CMOS level standby $\mathrm{I}_{\mathrm{SB} 3}$.
6. Tested initially and after any design or process changes that may affect these parameters.

## Switching Characteristics Over the Operating Range ${ }^{[7]}$

| Parameter | Description | $\begin{gathered} \text { 7C135-15 } \\ \text { 7C1342-15 } \end{gathered}$ |  | $\begin{gathered} \text { 7C135-20 } \\ \text { 7C1342-20 } \end{gathered}$ |  | $\begin{gathered} \text { 7C135-25 } \\ \text { 7C135A-25 } \\ \text { 7C1342-25 } \end{gathered}$ |  | $\begin{gathered} \text { 7C135-35 } \\ \text { 7C1342-35 } \end{gathered}$ |  | $\begin{gathered} \text { 7C135-55 } \\ \text { 7C1342-55 } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read cycle time | 15 | - | 20 | - | 25 | - | 35 | - | 55 | - | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to data valid | - | 15 | - | 20 | - | 25 | - | 35 | - | 55 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output hold from address change | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to data valid | - | 15 | - | 20 | - | 25 | - | 35 | - | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to data valid | - | 10 | - | 13 | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}{ }^{[8,9,10]}$ | $\overline{\mathrm{OE}}$ Low to Low Z | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {HZOE }}{ }^{[8,9,10]}$ | $\overline{\text { OE }}$ HIGH to High Z | - | 10 | - | 13 | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\text {LZCE }}{ }^{[8,9,10]}$ | $\overline{\text { CE }}$ LOW to Low Z | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {HZCE }}{ }^{[8,9,10]}$ | $\overline{\text { CE }}$ HIGH to High Z | - | 10 | - | 13 | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\mathrm{PU}}{ }^{[10]}$ | $\overline{\mathrm{CE}}$ LOW to Power-up | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PD }}{ }^{[10]}$ | $\overline{\mathrm{CE}}$ HIGH to Power-down | - | 15 | - | 20 | - | 25 | - | 35 | - | 55 | ns |


| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {wc }}$ | Write cycle time | 15 | - | 20 | - | 25 | - | 35 | - | 55 | - | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 12 | - | 15 | - | 20 | - | 30 | - | 50 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address setup to Write End | 12 | - | 15 | - | 20 | - | 30 | - | 50 | - | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address hold from Write End | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\text {SA }}$ | Address setup to Write Start | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| trwe | Write pulse width | 12 | - | 15 | - | 20 | - | 25 | - | 50 | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Data setup to Write End | 10 | - | 13 | - | 15 | - | 15 | - | 25 | - | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data hold from Write End | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {HZWE }}{ }^{[9,10]}$ | R/产 LOW to High Z | - | 10 | - | 13 | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\text {LZWE }}{ }^{[9,10]}$ | R/W̄ HIGH to Low Z | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {WDD }}{ }^{[11]}$ | Write pulse to data delay | - | 30 | - | 40 | - | 50 | - | 60 | - | 70 | ns |
| $\mathrm{t}_{\text {DDD }}{ }^{[11]}$ | Write data valid to read data valid | - | 25 | - | 30 | - | 30 | - | 35 | - | 40 | ns |

## Semaphore Timing ${ }^{[12]}$

| $\mathrm{t}_{\text {SOP }}$ | SEM flag update pulse <br> $(\mathrm{OE}$ or SEM $)$ | 10 | - | 10 | - | 10 | - | 15 | - | 15 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SWRD }}$ | SEM flag write to read time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {SPS }}$ | SEM flag contention window | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

[^0]
## Switching Waveforms

Figure 4. Read Cycle No. 1 ${ }^{[13,14]}$
Either Port Address Access


Figure 5. Read Cycle No. $2^{[13,15]}$


Figure 6. Read Timing with Port-to-Port ${ }^{[16]}$


## Notes

13. R/W is HIGH for read cycle.
14. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
15. Address valid prior to or coincident with CE transition LOW.
16. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{LOW} ; \mathrm{R} / \bar{W}_{\mathrm{L}}=\mathrm{HIGH}$

## Switching Waveforms (continued)

Figure 7. Write Cycle No. 1: OE Three-States Data I/Os (Either Port) ${ }^{[17,18,19]}$


Figure 8. Write Cycle No. 2: R/W Three-States Data I/Os (Either Port) ${ }^{[18,21]}$


[^1]Switching Waveforms (continued)
Figure 9. Semaphore Read After Write Timing, Either Side (CY7C1342 only) ${ }^{[22]}$


Figure 10. Timing Diagram of Semaphore Contention (CY7C1342 Only) ${ }^{[23,24,25]}$


## Notes

22. $\overline{\mathrm{CE}}=\mathrm{HIGH}$ for the duration of the above timing (both write and read cycle).
23. $I / O_{O R}=I / O_{0 L}=$ LOW (request semaphore); $\overline{C E}_{R}=\overline{C E}_{L}=\mathrm{HIGH}$.
24. Semaphores are reset (available to both ports) at cycle start.
25. If $t_{\text {SPS }}$ is violated, it is guaranteed that only one side gains access to the semaphore.

## Architecture

The CY7C135/135A consists of an array of 4 K words of 8 bits each of dual-port RAM cells, I/O and address lines, and control signals ( $\overline{C E}, \overline{O E}, R / \bar{W})$. Two semaphore control pins exist for the CY7C1342 ( $\mathrm{SEM}_{\mathrm{L} / \mathrm{R}}$ ).

## Functional Description

## Write Operation

Data must be set up for a duration of $t_{S D}$ before the rising edge of $R / \bar{W}$ to guarantee a valid write. Because there is no on-chip arbitration, the user must be sure that a specific location is not accessed simultaneously by both ports or erroneous data could result. A write operation is controlled by either the $\overline{\mathrm{OE}}$ pin (see Figure 7) or the $R / \bar{W}$ pin (see Figure 8). Data can be written $\mathrm{t}_{\text {HZOE }}$ after the $\overline{O E}$ is deasserted or $\mathrm{t}_{\text {HZWE }}$ after the falling edge of R/W. Required inputs for write operations are summarized in Table 1.
If a location is being written to by one port and the opposite port attempts to read the same location, a port-to-port flowthrough delay is met before the data is valid on the output. Data is valid on the port wishing to read the location $t_{D D D}$ after the data is presented on the writing port.

## Read Operation

When reading the device, the user must assert both the $\overline{\mathrm{OE}}$ and $\overline{C E}$ pins. Data is available $t_{A C E}$ after $\overline{C E}$ or $t_{\text {DOE }}$ after $\overline{O E}$ are asserted. If the user of the CY7C1342 wishes to access a semaphore, the $\overline{\mathrm{SEM}}$ pin must be asserted instead of the $\overline{\mathrm{CE}}$ pin. Required inputs for read operations are summarized in Table 1.

## Semaphore Operation

The CY7C1342 provides eight semaphore latches, which are separate from the dual port memory locations. Semaphores are used to reserve resources which are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, $\overline{\text { SEM }}$ or $\overline{\mathrm{OE}}$ must be deasserted for $t_{\text {SOP }}$ before attempting to read the semaphore. The semaphore value is available $t_{\text {SWRD }}+t_{\text {DOE }}$ after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control over the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.
Semaphores are accessed by asserting $\overline{\text { SEM }}$ LOW. The $\overline{\text { SEM }}$ pin functions as a chip enable for the semaphore latches. $\overline{C E}$ must remain HIGH during SEM LOW. A $A_{0-2}$ represents the semaphore address. $\overline{O E}$ and $R / \bar{W}$ are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.
When writing to the semaphore, only $\mathrm{I} / \mathrm{O}_{0}$ is used. If a 0 is written to the left port of an unused semaphore, a one appears at the same semaphore address on the right port. That semaphore can
now only be modified by the side showing a zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore. Table 2 shows sample semaphore operations.
When reading a semaphore, all eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports request a semaphore control by writing a 0 to a semaphore within $t_{\text {SPS }}$ of each other, it is guaranteed that only one side gains access to the semaphore.
Initialization of the semaphore is not automatic and must be reset during initialization program during power up. All semaphores on both sides should have a one written into them at initialization from both sides to assure that they are free when needed.

## Table 1. Non-Contending Read/Write

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :--- | :--- |
| Operation |  |  |  |  |  |
|  | R/W | $\mathbf{O E}$ | $\mathbf{S E M}$ | $\mathbf{I / \mathbf { O } _ { \mathbf { 0 } } - \mathbf { I } / \mathbf { O } _ { \mathbf { 7 } }}$ |  |
| H | X | X | H | High Z | Power-down |
| H | H | L | L | Data out | Read semaphore |
| X | X | H | X | High Z | I/O Lines disabled |
| H | L | X | L | Data in | Write to Semaphore |
| L | H | L | H | Data out | Read |
| L | L | X | H | Data in | Write |
| L | X | X | L |  | Illegal condition |

Table 2. Semaphore Operation Example

| Function | I/O <br> Left | //O <br> Right | Status |
| :--- | :---: | :---: | :--- |
| No action | 1 | 1 | Semaphore free |
| Left port writes <br> semaphore | 0 | 1 | Left port obtains <br> semaphore |
| Right port writes 0 to <br> semaphore | 0 | 1 | Right side is denied <br> access |
| Left port writes 1 to <br> semaphore | 1 | 0 | Right port is granted <br> access to semaphore |
| Left port writes 0 to <br> semaphore | 1 | 0 | No change. Left port is <br> denied access |
| Right port writes 1 to <br> semaphore | 0 | 1 | Left port obtains <br> semaphore |
| Left port writes 1 to <br> semaphore | 1 | 1 | No port accessing <br> semaphore address |
| Right port writes 0 to <br> semaphore | 1 | 0 | Right port obtains <br> semaphore |
| Right port writes 1 to <br> semaphore | 1 | 1 | No port accessing <br> semaphore |
| Left port writes 0 to <br> semaphore | 0 | 1 | Left port obtains <br> semaphore |
| Left port writes 1 to <br> semaphore | 1 | 1 | No port accessing <br> semaphore |

## Typical DC and AC Characteristics


vs. SUPPLY VOLTAGE

NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE


NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE $\left({ }^{\circ} \mathrm{C}\right)$

OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE



TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE


TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING



## Ordering Information

4K x8 Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :--- |
| 15 | CY7C135-15JXC | J69 | 52-Pin Pb-free Plastic Leaded Chip Carrier | Commercial |
| 25 | CY7C135-25JXI | J 69 | 52-Pin Pb-free Plastic Leaded Chip Carrier | Industrial |

## Ordering Code Definition

CY

## Package Diagram

Figure 11. 52-Pin Pb-free Plastic Leaded Chip Carrier J69


## Acronyms

| Acronym | Description |
| :--- | :--- |
| CMOS | complementary metal oxide semiconductor |
| TQFP | thin quad plastic flatpack |
| I/O | input/output |
| SRAM | static random access memory |
| PLCC | plastic leaded chip carrier |

## Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ns | nano seconds |
| V | Volts |
| $\mu \mathrm{A}$ | micro Amperes |
| mA | milli Amperes |
| $\Omega$ | Ohms |
| mV | milli Volts |
| MHz | Mega Hertz |
| pF | pico Farad |
| W | Watts |
| ${ }^{\circ} \mathrm{C}$ | degree Celcius |

## Document History Page

| Document Title: CY7C135, CY7C135A, CY7C1342 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores <br> Document Number: 38-06038 |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Rev. | ECN No. | Orig. of <br> Change | Submission <br> Date | Description of Change |
| ${ }^{* *}$ | 110181 | SZV | $10 / 21 / 01$ | Change from Spec number: 38-00541 to 38-06038 |
| ${ }^{*}$ A | 122288 | RBI | $12 / 27 / 02$ | Power up requirements added to Maximum Ratings Information |
| ${ }^{*}$ B | 236763 | YDT | SEE ECN | Removed cross information from features section |
| ${ }^{*} \mathrm{C}$ | 393413 | YIM | See ECN | Added Pb-free Logo <br> Added Pb-free parts to ordering information: <br> CY7C135-15JXC, CY7C135-25JXC |
| *D | 2623540 | VKN/PYRS | $12 / 17 / 08$ | Added CY7C135A parts <br> Removed CY7C1342 from the ordering information table |
| *E | 2897217 | RAME | $03 / 22 / 2010$ | Updated Ordering Information <br> Updated Package Diagram |
| *F | 3081925 | ADMU | $11 / 10 / 2010$ | Added Ordering Code Definition details <br> Added Acronyms and Units of Measure table. <br> Updated all the footnotes <br> Updated the datasheet as per new template |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

## Products

\(\left.\begin{array}{lr}Automotive \& cypress.com/go/automotive <br>
Clocks \& Buffers \& cypress.com/go/clocks <br>
Interface \& cypress.com/go/interface <br>
Lighting \& Power Control \& cypress.com/go/powerpsoc <br>

cypress.com/go/plc\end{array}\right\}\)| Memory | cypress.com/go/memory |
| :--- | ---: |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

© Cypress Semiconductor Corporation, 2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes
    7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance.
    8. At any given temperature and voltage condition for any given device, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ and $t_{\text {hzoe }}$ is less than $t_{\text {Lzoe }}$.
    9. Test conditions used are Load 3.
    10. This parameter is guaranteed but not tested.
    11. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Figure 6.
    12. Semaphore timing applies only to CY7C1342.

[^1]:    Notes
    17. The internal write time of the memory is defined by the overlap of $\overline{C E}$ or $\overline{S E M} L O W$ and R/ $\bar{W} L O W$. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
    18. R/ $\overline{\mathrm{W}}$ must be HIGH during all address transactions.
    19. If $\overline{O E}$ is LOW during a R/W controlled write cycle, the write pulse width must be the larger of $t_{P W E}$ or ( $t_{H Z W E}+t_{S D}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required $t_{S D}$. If $O E$ is HIGH during a R/W controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified tpWE
    20. Semaphore timing applies only to CY7C1342.
    21. Data I/O pins enter high impedance when $\overline{\mathrm{OE}}$ is held LOW during write.

